Genetic algorithms applied to phasor estimation and frequency tracking in PMU development. by Silva, Raphael Philipe Mendes da et al.
  Universidade de São Paulo
 
2013-01
 
Genetic algorithms applied to phasor
estimation and frequency tracking in PMU
development.
 
 
International Journal of Electrical Power and Energy Systems, London, v. 44, n. 1, p. 921-929, Jan.
2013
http://www.producao.usp.br/handle/BDPI/46662
 
Downloaded from: Biblioteca Digital da Produção Intelectual - BDPI, Universidade de São Paulo
Biblioteca Digital da Produção Intelectual - BDPI
Departamento de Engenharia Elétrica - EESC/SEL Artigos e Materiais de Revistas Científicas - EESC/SEL
Genetic algorithms applied to phasor estimation and frequency tracking in PMU
development
R.P.M. Silva a, A.C.B. Delbemb, D.V. Coury a,⇑
aDepartment of Electrical and Computing Engineering, Engineering School of São Carlos, University of São Paulo, São Carlos (SP), Brazil
b Institute of Mathematical and Computer Sciences, University of São Paulo, São Carlos (SP), Brazil
a r t i c l e i n f o
Article history:
Received 27 November 2011
Received in revised form 30 July 2012
Accepted 31 July 2012
Available online 29 September 2012
Keywords:
Phasor estimations
Genetic algorithms
Phasor measurement unit
Discrete fourier transform
Phase locked-loop
a b s t r a c t
This paper presents an efﬁcient intelligent tool applied to phasor measurements and frequency tracking
of fundamental components for PMU application. The estimation task is modeled as an optimization
problem in order to use genetic algorithms to search for optimal solutions. Very promising results are
presented. This approach is compared to traditional methods considering the IEEE C37.118 standard
and the results show that this intelligent tool offers better performance, especially during transient
events, considering traditional methods. The proposed approach is implemented in hardware using
FPGAs to take advantage of the intrinsic parallelism of genetic algorithms, making it applicable to real-
time estimations.
 2012 Elsevier Ltd. All rights reserved.
1. Introduction
Synchronized phasor measurement units were introduced in
the mid-1980s as a solution for the need of more efﬁcient and safer
monitoring devices for Electric Power Systems. Since then, measur-
ing Electric Power System (EPS) parameters of voltage and current
in relatively distant buses has received great attention from
researchers [1]. Such measurements are performed by phasor mea-
surement units (PMUs), synchronized by Global Positioning Sys-
tem (GPS) satellites. The importance of PMUs can be emphasized
by the following examples:
 Monitoring: State estimation is a process that determines the
state of the power system to allow the system operator to make
better decisions aimed at maintaining power system security in
the face of various contingencies. Improvement in the accuracy
of the state estimation of the power system network, becoming
a state measurement, is one of the most immediate beneﬁts of
PMU application [2].
 Advanced Network Protection: From the protection theory, differ-
ential protection is recognized as one of the most reliable ways
to protect EPS elements [3]. Synchronized measurements using
adequate communication protocols can use differential logic to
protect transmission lines as measurements can be shared con-
sidering long distances in 1–2 cycles [2].
 Advanced Control Schemes: Control devices such as Smart Valve
Controllers (SVCs) and power system stabilizers are designed to
act in such a way that the deﬁned control objective functions
are optimized. Since the control is deﬁned as a function of dis-
tant bus variables, synchronized measurements are a good way
of sending remote measurements to the controller [3].
 Computer Model Validation: Last but not least, the validation of
computational models of transmission and generation systems
can be done by comparing results from these models with data
from real systems obtained by PMUs [4].
In order to deﬁne the data formats, as well as measurement
conventions for the PMUs, the IEEE published the IEEE-
Std.1344 in 1991 [5]. A revised standard was issued in 2005
resulting in the IEEE C37.118 standard [6]. According to [2],
the IEEE C37.118 standard does not specify the measurement
technique to be utilized by a PMU, but it deﬁnes the
performance requirements of a certain technique in a steady
state condition [7]. Therefore, a wide range of methods for
phasor estimation can be used in a PMU.
Some techniques used for this purpose must be highlighted: the
Discrete Fourier Transform (DFT) and correction algorithms con-
sidering its limitations [8–13], algorithms based on the Least Error
Squares method [14,15], the Phase Locked-Loop ﬁlters (PLLs)
[16,17], as well as the Kalman ﬁlter [18,19].
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According to [7], most algorithms used in commercial PMUs are
based on the DFT. One of the ﬁrst experiments involving synchro-
nized measurements used the DFT ﬁlter to perform phasor calcula-
tions [20]. Concerning the DFT application, the weakness of the
ﬁlters lies in the error caused when a frequency deviation exists.
Phadke et al. [10] present a correction algorithm or the DFT ﬁlter
results and frequency tracking based on the phase error caused
by frequency deviations. Benmouyal [12] proposes an approach
based on the DFT where the sampling rate is adjusted according
to the frequency deviation, enabling synchronous sampling. Bego-
vic et al. [13] present a method based on polynomial ﬁtting of the
DFT. Hart et al. [11] proposes the implementation of frequency
tracking and phasor estimation for a generator relay using the
adjustment of the size of the data window according to the fre-
quency estimation.
Refs. [9,8] also modify the DFT results. Instead of considering
the partial error of the phase resultant from the DFT, this estima-
tion process is based on the total error and consequently improves
the performance of the algorithm. Another method that should be
highlighted due to its simplicity is based on PLL systems. A set of
non-linear differential equations governs the dynamics of the algo-
rithm. The algorithm estimates the phasor and frequency parame-
ters by a set of recursive equations obtained by applying the
gradient descent method to the set of differential equations and
they are discretized by ﬁrst-order approximations for derivatives
[16]. Ziarani and Konrad [17] improved this method, gaining speed
of convergence.
As an alternative for traditional methods, techniques such as
Genetic Algorithms (GAs) have been used over the last years. The
continuous development of hardware have enabled real-time
implementation of complex methods for a variety of applications.
El-Naggar and Youssef [21] presents a pioneer publication using
GAs in estimation problems for frequency relays. Pursuing real-
time applications, an optimized GA was presented in [22,23]. Ref.
[24] presents experimental results of a GA estimating frequency
effectively executed in FPGAs in real-time.
This work presents an application of GAs as an alternative
method to phasor estimation and frequency tracking in an electric
power system. Some inherent characteristics of the GAs are ex-
plored in order to obtain a robust method when compared to tra-
ditional ones. The proposed approach leads to a more robust
estimation, especially when the system is facing transient events.
A good performance of the proposed algorithm is assured with
the aid of computer simulations and a laboratory set-up in order
to demonstrate its functionality is presented. The results are com-
pared to two traditional techniques: Discrete Fourier Transform
and Phase Locked-Loop with very promising results.
Fig. 1 shows a ﬂowchart concerning the new methodology, as
well as the ﬂowchart for the implementation of the modiﬁed DFT
algorithm [8,9] considered as the traditional method normally
used in PMU implementations. The Phase Locked-Loop algorithm
was also implemented using Ref. [17]. This work is organized as
follows: the GA fundamentals are described in Section 2, where
the application of GA for phasor measurement is also discussed.
Section 3 presents the accuracy metric and experimental results
concerning the implemented methods, as well as the implementa-
tion of GA in FPGA. Finally, Section 4 presents the conclusions con-
cerning the new technique proposed.
2. Genetic algorithms
GAs can be seen as optimization algorithms from a broad set of
methods called evolutionary algorithms, which are inspired in as-
pects of natural systems [25,26]. GAs are founded on principles of
natural selection and population genetics proposed by Holland and
Goldberg [27,28]. These algorithms operate with a set of possible
solutions (called a population of individuals) to solve a problem.
The best individuals according to an objective function are modi-
ﬁed, using genetic operators, in order to supposedly improve those
individuals towards a global optimum. In general, an individual is
encoded as a string (chromosome) containing the potential values
of the variables of an optimization problem. Thus, the genetic oper-
ators change these strings generating new strings. Then, the most
relevant individuals are selected to survive, completing a cycle of
evolution, called generation. After several generations, some
Fig. 1. Flow charts for the GA and DFT implementations.
922 R.P.M. Silva et al. / Electrical Power and Energy Systems 44 (2013) 921–929
intrinsic properties of the GA [25,26] guide individuals towards the
global optimum of the problem. Section 2.1 annotates the essential
components of a GA. Section 2.2 presents an architecture imple-
mented in FPGA in order to parallelize as much as possible the pro-
cessing involved in the GA and to apply it in real-time to work as a
PMU performing amplitude, phase and frequency estimations.
2.1. Overview of a GA
The fundamental principle of a GA is that the ﬁttest individual
of a population has the highest probability to survive. Thus, it is
essential to evaluate as many solutions as possible. This evaluation
is performed by associating a ﬁtness value for each individual. The
ﬁtness is computed from the objective function of the problem.
Crossover and mutation are the two main genetic operators ap-
plied to modify survivors to generate new individuals (supposedly
better ones) for the next generation. These operators are responsi-
ble for establishing how individuals exchange or change their ge-
netic characteristics (values of the problem variables) in order to
produce new individuals. A typical execution ﬂow of a GA is shown
in Fig. 2a, where t is the generation index and P(t) is the population
at generation t.
Three main characteristics of GAs are highlighted here. Firstly,
these algorithms can determine the optimum of complex optimi-
zation problems, even if they are discrete or their derivatives are
not deﬁned. Secondly, a random initialization creates a population
with individuals in the overall search space, deﬁned for the maxi-
mum and minimum values of each parameter of the problem. This
process generally improves the search for a global optimum in-
stead of local optima. Finally, the implicit parallelism of GAs can
generate the newest population with parallel processing, since
the generation of new individual depends on individuals from pre-
vious generations only.
2.2. Genetic algorithms applied to phasor estimation
The optimization problem using GAs to estimate phasors of an
Electric Power System is deﬁned considering a sinusoidal model
for the voltage input signal. The electrical signal can be analyzed
considering a sliding window with length N. Mathematically, the
cost function value at time instant n is deﬁned as:
e½n ¼ Cðn;A; f ; hÞ ¼
XN1
k¼0
ju½n k  A sinð2pfkT þ hÞj ð1Þ
(a)
(b)
(c)
(d)
Fig. 2. Architecture of a GA applied to phasor measurement. (a) Execution ﬂow of a GA. (b) Individual encoding. (c) Selection operator. (d) Crossover operator.
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where N is the number of samples of the window, u is the input sig-
nal and {A, f, h} is the set of parameters to be found in order to min-
imize the summation, that is, to estimate the input signal.
2.2.1. Encoding
In this work, a binary code scheme is used to represent the
parameters of the set {A, f,h}. Each chromosome w has three genes:
wA, wf ewh. Each gene indexes an array (aA, af or ah) that stores
quantized values of one of the three parameters. The indices use
different numbers of bits of a chromosome (NA = 11, Nf = 24 and
Nh = 11, as shown in Fig. 2b). Thus, a chromosome is an array
w = [wAwfwh] of 46 bits [23].
2.2.2. Selection
The selection process consists of randomly choosing individuals
for reproduction. These individuals are called parents. Two parents
are selected according to the algorithm described in Fig. 2c. Four
individuals {a, b, c, d} are randomly chosen from the current popu-
lation. Parents p1 and p2 are results of competition according to
their ﬁtnesses) between pairs {a, b} and {c, d}, respectively. This
type of selection has been reported to give adequate results for var-
ious application domains.
2.2.3. Crossover
The crossover process guides the evolutionary process towards
potentially better solutions. This operator interchanges genetic
material from chromosomes p1 and p2 resulting from the selection
stage to create offspring that can beneﬁt from the parent’s ﬁtness.
The crossover between parents wp1 and wp2 is performed as rep-
resented generically in Fig. 2d. First, the mean of the indices in wp1
and wp2 for a parameter and distance d between them are
Table 1
Parameters used in the GA implementation.
Parameter Value
Crossover rate 80%
Mutation rate 1%
Frequency initialization [59, 5:60, 5] Hz
Amplitude initialization [0.9:1.1]
Phase initialization [0:2p]
Population size 60
Maximum number of generation-stop criteria 100
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Fig. 3. Results for the magnitude step test: (a) TVE for the magnitude step test. (b) Magnitude estimation for the magnitude step test. (c) Frequency estimation for the
magnitude step test.
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computed. Then, an index for the parameter of the offspring is ran-
domly chosen from the ﬁve possible values created by adding (or
subtracting) d to (from) the indices of this parameter in wp1 and
wp2 or by preserving their original values.
This procedure leads to a 20% probability in choosing each value
and it is repeated three times, one time for each parameter of w. In
this work, the crossover actually modiﬁes only 80% (the crossover
rate) of selected parents p1 and p2.
2.2.4. Mutation
Mutation is the reproduction operator responsible for generat-
ing diversity of genetic material in the population. Basically, it is
applied separately to each parameter of the offspring resulting
from the crossover. The mutation occurs according to a probabil-
ity (the mutation rate) and the strategy used is to add (or
subtract) 1 to (from) a parameter index of w. The mutation rate
used was 1%.
Table 1 summarizes the parameters used concerning the GA
implementation, such as crossover and mutation rates, fre-
quency/phase/amplitude initialization, population size and maxi-
mum number of generations. A maximum number of generations
(100) was used as a stop criteria for the GA process.
3. Experimental results concerning the studied method
The results presented in this work are divided into two catego-
ries. The ﬁrst one is related to results obtained using synthetic data
for transient situations, generated according to the IEEE C37.118
standard, and steady-state situations with different noise levels.
The second category is related to results obtained with data from
simulations using the Alternative Transient Program (ATP) soft-
ware [29] and a GA implemented in FPGA. The quality of the results
using synthetic data is evaluated using a metric called Total Vector
Error (TVE), deﬁned in the standard. The results of the tests per-
formed using data from the ATP software are validated using a ref-
erence frequency provided by the software itself.
The proposed algorithm was based on GAs and for comparison
purposes two other methods were implemented, one based on PLL
[17] and another one based on the DFT [8,9]. The three techniques
were implemented using the C++ programming language. The cal-
culated phasors, using the implemented algorithms, were ob-
tained with reference to the center of the analyzed data
window. The GA and DFT algorithms used a data window of one
cycle of the fundamental component. The GA was implemented
in FPGA using the VHDL [30] hardware description language with
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Fig. 4. Results for the phase step test: (a) TVE for the phase step test. (b) Magnitude estimation for the phase step test. (c) Frequency estimation for the magnitude step test.
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the same design deﬁned for the software implementation. The
output of the implemented algorithms using synthetic and simu-
lated data are described in ﬁgures and tables presented in the
next sections.
3.1. Measurement accuracy
The IEEE C37.118 standard [6] uses the TVE to measure the
accuracy of the phasors provided by a PMU. It is the vectorial dif-
ference between the measured (MEAS) and expected (IDEAL) val-
ues of a phasor for a measurement at a given instant of time (k).
The TVE is deﬁned in the following equation:
TVEðkÞ ¼ 100% jx
!
MEASðKÞ  jx
!
IDEALj
jx!IDEALj
ð2Þ
This metric mixes together three possible source of errors: mag-
nitude, phase and timing. On the other hand, the standard does not
specify the method of measurement or other factors such as sam-
pling rates, algorithms or synchronization methods. It mandates
the TVE should remain below 1% in various conditions, enabling
manufacturers to choose different measurement methods while
assuring conformance with the result under a range of basic
performance.
The standard does not specify PMU performance requirements
in transient conditions. Taking this into account, PMUs having dif-
ferent estimation algorithms implemented may differ considering
their outcomes. The standard suggests benchmark tests in order
to test the inﬂuence of the transients. Annex G of the IEEE
C37.118 Standard describes the benchmark tests to evaluate tran-
sient effects concerning the estimation precision of the algorithms
implemented by a PMU. In the tests described, there is a 10% step
in magnitude, a 90 step in phase and a 5 Hz step in frequency in a
pure sine wave form.
3.2. Results using synthetic data
Some results using the described benchmark tests as an input
for the implemented algorithms are shown in this section. The
algorithms have a sampling rate of 32 samples per cycle of the fun-
damental frequency. Additionally, a Gaussian white noise with
zero mean and Signal Noise Ratio (SNR) of 60 dB was added to
the input signals to make it closer to actual data.
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Fig. 5. Results for the frequency step test: (a) TVE for the frequency step test. (b) Magnitude estimation for the frequency step test. (c) Frequency estimation for the frequency
step test.
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3.2.1. Magnitude step
The deﬁnition of the waveform for the magnitude step test is
presented in the following equation:
Xðt < 0Þ ¼ Xm1 cosðx0tÞ
Xð0Þ ¼ ðXm1 þ Xm2Þ=2 cosðx0tÞ
Xðt > 0Þ ¼ Xm2 cosðx0tÞ
ð3Þ
where Xm1 ¼ 0;9Xm2.
Fig. 3 shows the outputs for the implemented algorithms (GA,
PLL and DFT) considering the magnitude step test. Fig. 3a shows
the TVE for the three algorithms with the magnitude step at
t = 0. Fig. 3b and c shows the magnitude and frequency estimation
respectively for the 10% magnitude step test.
The results show that the three algorithms worked adequately
concerning the steady state output. However, the GA holds the
fastest recovering time (period that the TVE remained in a value
above 1%) after the magnitude step. The DFT based algorithm
had the second fastest recovering time, followed by the PLL based
algorithm.
3.2.2. Phase step
The deﬁnition of the waveform for the phase step test is pre-
sented in the following equation:
Xðt < 0Þ ¼ Xm cosðx0tÞ
Xð0Þ ¼ Xm cosðx0t þx=4Þ
Xð0Þ ¼ Xm cosðx0t þx=2Þ
ð4Þ
Fig. 4 shows the outputs for the implemented algorithms (GA,
PLL and DFT) considering the phase step test. Fig. 4a shows the
TVE for the three algorithms with the phase step at t = 0. Fig. 4b
and c shows the magnitude and frequency estimation, respectively,
for the 90 phase step test.
The results are similar to the ones presented before and show
that the genetic algorithm holds the fastest recovering time after
the phase step.
3.2.3. Frequency step
The deﬁnition of the waveform for the frequency step test is
presented in the following equation:
Xðt < 0Þ ¼ Xm cosðx0tÞ
Xð0Þ ¼ Xm
Xð0Þ ¼ Xm cos½2pðf0 þ 5 HzÞt
ð5Þ
Fig. 5 shows the outputs for the implemented algorithms (GA,
PLL and DFT) considering the frequency step test. Fig. 5a shows
the TVE for the three algorithms with the 5 Hz frequency step at
t = 0. Fig. 5b and c shows the magnitude and frequency estimation,
respectively, for the frequency step test. Similarly to the other
cases, the GA has the fastest recovering time. The DFT based algo-
rithm holds the second fastest (the ﬁrst crossing to the 1% zone
was considered concerning recovering time). It must be empha-
sized that a simple averaging output ﬁlter was used in this case
to improve the DFT behavior when facing non-nominal frequency
input waveforms.
3.2.4. Recovering time
Table 2 summarizes the results of the performed tests, present-
ing the time required by each algorithm to return to a reliable level
(TVE below 1%) after undergoing the presented transient events.
Analyzing Table 2, one can note that the severest event was the
frequency step test, with the highest recovering time. The GA pre-
sented the best performance among the tested algorithms, with
the shortest recovering times for all the tests.
3.2.5. Noise inﬂuence
In order to test the noise inﬂuence in the estimation precision of
the implemented algorithms, tests were performed adding other
levels of white Gaussian noise (SNR of 20, 40, 60 and 80 dB) to pure
sinusoids with the duration of 2 s, without the presence of tran-
sient events.
Fig. 6 presents the input signal noise’s inﬂuence on the imple-
mented algorithms (GA, PLL, DFT) concerning the estimation preci-
sion using TVE for the different levels of noise mentioned before.
As expected, Fig. 6 shows that input signals with a lower SNR
causes a higher precision error. However, it can be seen that only
signals with a 20 dB SNR have a TVE higher than 1%, regardless.
of the algorithm being used. For higher SNR values, the precisions
of the three algorithms are below 1% of the TVE.
3.3. GA implemented in FPGA for real-time estimations
As detailed in Section 2, GAs are known as computationally
complex techniques since they require the generation, evaluation
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Fig. 6. Noise inﬂuence in a steady state signal.
Fig. 7. Implemented FPGA hardware for the architecture of the proposed GA.
Table 2
Recovering time for the implemented algorithms.
Benchmark test Algorithm recovering time (s)
GA PLL DFT
Magnitude step 0.001042 0.026563 0.019271
Phase step 0.011929 0.064583 0.020833
Frequency step 0.008854 0.078646 0.021751
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and comparison of several potential solutions at each iteration. On
the other hand, GAs have an inherent parallelism that is often hid-
den by codes for sequential processing developed for the usual
computer architectures. The hardware designers, using the FPGAs
available nowadays, can implement a relatively large variety of
architectures. This generates ﬂexibility to explore parallel com-
puter solutions using FPGAs.
In this paper, the parallelism of GAs was explored for frequency
estimation using an FPGA [23]. The proposed GA effectively gener-
ates several individuals (potential solutions) in parallel, signiﬁ-
cantly reducing the computing time. Moreover, the processing of
evaluation of a solution is also parallelized. Note that the evalua-
tion is in general the most critical point in terms of efﬁciency of
a GA. For frequency estimation, the computing time for the evalu-
ation increases linearly with the number of signal samples. The
running time is reduced to a logarithmic rate when the evaluation
is parallelized.
The details of how to parallelize a GA for frequency estimation
is described in [22–24]. The resulting hardware is much faster than
the sequential GA so that a frequency estimation requires less than
a millisecond, enabling its application in real-time. Fig. 7 shows the
FPGA infrastructure employed to develop the parallelized GA,
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Fig. 8. Example of an event in a power system and the corresponding estimations performed by the DFT, PLL and GA techniques: (a) Power system simulated. (b) Magnitude
and frequency estimations for a permanent fault at 50% of line 1.
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using Quartus II software from Altera [31]. Moreover, this GA is
tested in real-time using signals generated from a simulated elec-
trical power system during transient events.
The computer simulations were performed using the ATP soft-
ware. Fig. 8a presents the power system used. The EPS consists
of a 13.8 kV and 76 MVA synchronous generator, 138:13.8 kV three
phase power transformers of 25 MVA, transmission lines between
80 and 150 km in length and loads between 5 and 25 MVA with a
power factor fp = 0.92 inductive. The connections of power trans-
formers are delta and star, respectively, for the high and low volt-
age winding. Detailed speciﬁcations of the electrical power system
simulated and the modeling of its elements can be found in [24].
The sampled voltage signal at bus BLT1 of the power system is
the input for the proposed GA. Fig. 8b presents estimations for
magnitude and frequency, respectively, found by the GA consider-
ing a permanent three phase-to-ground fault at 50% of line 1 at
t = 2.5 s. The ATP-Reference frequency is shown to guide the eval-
uation of the frequency estimations. Fig. 8b also provides DFT and
PLL estimations for the same input signal. The ﬁgure shows a very
precise magnitude and frequency estimation considering the GA
approach during transient events.
4. Conclusion
This work presented a methodology based on GAs applied to
real-time phasor estimation and frequency tracking. The precision
and response time of the GAs were evaluated using synthetic data
generated according to the proposed benchmark tests described in
the IEEE C37.118 standard. In order to compare the performance
with traditional methods, DFT and PLL based methods were imple-
mented. Results showed that GAs have the fastest response time
when compared to other implemented methods.
In addition, a GA was implemented in FPGA in order to take
advantage of the intrinsic parallelism of this kind of algorithm, en-
abling the real-time processing of the signal. An EPS was simulated
in the ATP software to provide data very close to real situations.
The results were compared to a frequency reference provided by
the ATP software. They show that GAs have a good precision con-
cerning the estimations provided with the fastest response time
when compared to the conventional algorithms for the same pur-
pose. It is well known that the DFT is a widely used method with
vast application in PMU equipment. This paper offers an alterna-
tive method that is faster facing transient events, it is immune
against small frequency variations and responds well in the pres-
ence of noise.
The paper also demonstrates that although GAs demand a big-
ger computational burden if compared to the other methods and
involves a convergence process, they can be designed and imple-
mented in an adequate FPGA hardware prototype for PMUs consid-
ering real-time measurement purposes.
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